

An Efficient Streaming Star Network for Multi-core Parallel DSP Processor

Jian Wang, Joar Sohl, Andreas Karlsson and Dake Liu
Department of Electrical Engineering
Linköping University, Sweden

Abstract

As more and more computing components are integrated into one digital signal processing (DSP) system to achieve high computing power by executing tasks in parallel, it is soon observed that the inter-processor and processor to memory communication overheads become the performance bottleneck and limit the scalability of a multi-processor platform. For chip multiprocessor (CMP) DSP systems targeting on predictable computing, an appreciation of the communication characteristics is essential to design an efficient interconnection architecture and improve performance. This paper presents a Star network designed for the ePUMA1 multi-core DSP processor based on analysis of the network communication models. As part of ePUMA1's multi-layer interconnection network, the Star network handles core to off-chip memory communications for kernel computing on slave processors. The network has short setup latency, easy multiprocessor synchronization, rich memory addressing patterns, and power efficient streaming data transfer. The improved network efficiency is evaluated in comparison with a previous study.